Question
Download Solution PDFThe following circuit is a :
This question was previously asked in
KVS TGT WET (Work Experience Teacher) 23 Dec 2018 Official Paper
Answer (Detailed Solution Below)
Option 2 : Half adder
Free Tests
View all Free tests >
KVS TGT Mathematics Mini Mock Test
70 Qs.
70 Marks
70 Mins
Detailed Solution
Download Solution PDFA half adder circuit is made up of an AND gate with an XOR gate as shown below:
- A half adder is also known as XOR gate because XOR is applied to both inputs to produce the sum
- Half adder can add only two bits (A and B) and has nothing to do with the carry
- If the input to a half adder has a carry, then it will neglect it and adds only the A and B bits
- That means the binary addition process is not complete and that's why it is called a half adder
Sum (S) = A⊕B, Carry = A.B
|
INPUTS |
OUTPUTS |
||
|
A |
B |
Sum |
CARRY |
|
0 |
0 |
0 |
0 |
|
0 |
1 |
1 |
0 |
|
1 |
0 |
1 |
0 |
|
1 |
1 |
0 |
1 |
Latest KVS TGT Updates
Last updated on May 8, 2025
-> The KVS TGT Notiifcation 2025 will be released for 16661 vacancies.
-> The application dates will be announced along with the official notification.
-> Graduates with B.Ed or an equivalent qualification are eligible for this post.
-> Prepare with the KVS TGT Previous Year Papers here.