The following circuit is a :

F1 Madhuri Engineering 19.12.2022 D16

This question was previously asked in
KVS TGT WET (Work Experience Teacher) 23 Dec 2018 Official Paper
View all KVS TGT Papers >
  1. Half subtractor
  2. Half adder
  3. Full adder
  4. Full subtractor

Answer (Detailed Solution Below)

Option 2 : Half adder
Free
KVS TGT Mathematics Mini Mock Test
11.4 K Users
70 Questions 70 Marks 70 Mins

Detailed Solution

Download Solution PDF

A half adder circuit is made up of an AND gate with an XOR gate as shown below:

Electronic Mechanic 59 26Q FT Qbank Part 1 Hindi images Q9

  • A half adder is also known as XOR gate because XOR is applied to both inputs to produce the sum
  • Half adder can add only two bits (A and B) and has nothing to do with the carry
  • If the input to a half adder has a carry, then it will neglect it and adds only the A and B bits
  • That means the binary addition process is not complete and that's why it is called a half adder


Sum (S) = A⊕B, Carry = A.B

INPUTS

OUTPUTS

A

B

Sum

CARRY

0

0

0

0

0

1

1

0

1

0

1

0

1

1

0

1

 
Latest KVS TGT Updates

Last updated on May 8, 2025

-> The KVS TGT Notiifcation 2025 will be released for 16661 vacancies.

-> The application dates will be announced along with the official notification.

-> Graduates with B.Ed or an equivalent qualification are eligible for this post.

-> Prepare with the KVS TGT Previous Year Papers here.

Get Free Access Now
Hot Links: teen patti 51 bonus teen patti winner teen patti joy teen patti master teen patti classic