Question
Download Solution PDFThe figure of merit of a logic family is given by the product of:
Answer (Detailed Solution Below)
Detailed Solution
Download Solution PDFFigure of merit = Propagation Delay × Power Dissipation
For the best IC operation, FOM should be as small as possible.
Units: ns × mW
= pJ (pico Joule)
Propagation delay (tpd):
\({t_{pd}} = \frac{{{t_{PHL}} + {t_{PLH}}}}{2}\)
tPHL = delay time in going form High to low logic
tPLH = Delay time in going from low to High logic
Power dissipation (PD):
PD(avg) = Icc × Vcc
VCC = power supply
ICC = avg collector current calculated as the average of the High and low current, i.e.
\({I_{cc}} = \frac{{{I_{CCH}} + {I_{CCL}}}}{2}\)
Last updated on May 28, 2025
-> UPSC ESE admit card 2025 for the prelims exam has been released.
-> The UPSC IES Prelims 2025 will be held on 8th June 2025.
-> The selection process includes a Prelims and a Mains Examination, followed by a Personality Test/Interview.
-> Candidates should attempt the UPSC IES mock tests to increase their efficiency. The UPSC IES previous year papers can be downloaded here.