Testbook Logo
Exams SuperCoaching Test Series Skill Academy
More

Question

Download Solution PDF

 ____ number of lines are required to select __________ memory locations.

This question was previously asked in
HPCL Engineer Instrumentation 11 Aug 2021 Official Paper
Download PDF Attempt Online
View all HPCL Engineer Papers >
  1. 10, 1024
  2. 2, 2
  3. 5, 1024
  4. 5, 5K

Answer (Detailed Solution Below)

Option 1 : 10, 1024
Free Tests
View all Free tests >
Free
Environmental Engineering for All AE/JE Civil Exams Mock Test
10.2 K Users
20 Questions 20 Marks 20 Mins
Start Now

Detailed Solution

Download Solution PDF

Concept:

An ‘n’ number of address lines give 2n address locations.
 

Explanation:

n = 10

The number of memory locations = 210 = 1024 memory locations. 

Download Solution PDF
Latest HPCL Engineer Updates

Last updated on Jun 2, 2025

-> HPCL Engineer 2025 notification has been released on June 1, 2025.

-> A total of 175 vacancies have been announced for the HPCL Engineer post in Civil, Electrical, Mechanical, Chemical engineering.

-> HPCL Engineer Online application will be activated from 1st June 2025 to 30th June 2025.

-> Candidates with a full-time engineering discipline in the relevant stream are eligible to apply.

-> The selection will be based on a Computer Based Test Group Task and/or Interview. Prepare for the exam using HPCL Engineer Previous Year Papers.

More Memory Hierarchy Questions

Q1.More than one word is put in one cache block to : 
Q2.Arrange the following in the increasing order with respect to access time. A. Solid State Drive B. Optical Disks C. DRAMs D. SRAMS E. Registers Choose the correct answer from the options given below:
Q3.The memory size for n address lines and m data lines is given by 
Q4.In which memory the speed of the read and write operations is same?
Q5. ____ number of lines are required to select __________ memory locations.
Q6.Calculate the address lines required for 8 Kilobyte memory chip?
Q7.Given below are two statements Statement I : CISC computers have a large of number of addressing modes. Statement II : In RISC machines memory access is limited to load and store instructions. In light of the above statements, choose the correct answer from the options given below
Q8.Which of the following is/are the examples of non-volatile memory?
Q9.Which among the following is NOT a characteristic of SRAM?
Q10. Above mentioned picture depicts three level memory (Cache and Main Memory) organisation. Which of the following options is correctly expressing the objects A, B and C?

More Memory Management Questions

Q1.More than one word is put in one cache block to : 
Q2.Arrange the following in the increasing order with respect to access time. A. Solid State Drive B. Optical Disks C. DRAMs D. SRAMS E. Registers Choose the correct answer from the options given below:
Q3.What is Cache memory?
Q4.Which of the following is used in main memory?
Q5.Cache memory acts as a buffer between-
Q6.Indexed/grouped allocation is useful as : (A) It supports both sequential and direct access. (B) Entire block is available for data. (C) It does not require lots of space for keeping pointers. (D) No external fragmentation. Choose the correct answer from the options given below:
Q7.Which of the following(s) are main memory? (A) Virtual memory (B) Cache memory (C) RAM (D) SSD Choose the correct answer from the options given below:
Q8.An Address in main memory is called : 
Q9.Which is the most expensive memory?
Suggested Test Series
View All >
HPCL Engineer Mock Test 2024
146 Total Tests with 3 Free Tests
Start Free Test
Vocabulary Master for All Government Exams Mock Test
309 Total Tests with   1 Free Tests
Start Free Test

More Computer Organization and Architecture Questions

Q1.Which of the following statement(s) is/are correct? Statement A : ALU can perform both arithmetic and logical operations. Statement B : CPU is used to process, display and store data or information.
Q2.The addressing mode/s, which uses the PC instead of a general-purpose register is : 
Q3.A microprogrammed control unit : 
Q4.Consider the following sequence of micro operations : MBR ← PC MAR ← X PC ← Y MEMORY ← MBR Which one of the following is possible operation performed by this sequence ?
Q5.In the case of, Zero-address instruction method the operands are stored in __________.
Q6.A demultiplexer is used to :
Q7.More than one word is put in one cache block to : 
Q8.Which method bypasses the CPU for certain types of data transfer operation ?
Q9.If the virtual memory size is 32 MB and a physical memory size is 4MB with a page size of 2KB, Calculate the number of frames available in physical memory
Q10.Which of the following is the correct sequence with regard to service routine? A. Save contents of processor registers B. Turn the interrupt facility on C. Service the device whose flag is set D. Check which flag is set E. Restore contents of processor registers Choose the correct answer from the options given below:
Important Exams
Super Coaching
Exams
Test Series
Previous Year Papers
Objective Questions
Testbook Edu Solutions Pvt. Ltd.
1st & 2nd Floor, Zion Building,
Plot No. 273, Sector 10, Kharghar,
Navi Mumbai - 410210
[email protected]
Toll Free:1800 833 0800
Office Hours: 10 AM to 7 PM (all 7 days)
Company
About usCareers We are hiringTeach Online on TestbookPartnersMediaSitemap
Products
Test SeriesTestbook PassOnline CoursesOnline VideosPracticeBlogRefer & EarnBooks
Our Apps
Follow us on
Copyright © 2014-2022 Testbook Edu Solutions Pvt. Ltd.: All rights reserved
User PolicyTermsPrivacy
Get Free Access Now
Hot Links： teen patti jodi online teen patti teen patti stars